conflicting entity names between TestBench and DUT in ModelSim

Question

Using Quartus II, I generated an .vho (gate level netlist) with option "maintaining hierarchy" set to on.

While in the process of simulating the design, I'm getting binding for component instance errors since my testbench called out some entities that have the same names as the design (DUT) in the gate level netlist.

Is there a way to separate them where each (testbench and DUT) obtain its respective component but then bring it all together on the testbench for simulation in ModelSIM?

altera_forum · Answer

You could compile your DUT into one work library and your testbench components into another.  Your top-level testbench would then reference both

altera_forum · Answer

Update: I capture the stimulus input in a VCD (vector change dump file) and got rid of the testbench. That seem to be working for this issue

Forum Discussion

conflicting entity names between TestBench and DUT in ModelSim

2 Replies

Recent Discussions

Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG

Is Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device?

Timing analysis - long combinational path

QuartusPro 25.3 Crashed after using the Signal Tap Logic Analyzer

Duplicate_hierarchy_depth / duplicate_register