Concatenation operator in a port assignment ?

I'm using Quartus 18.1.1 / Build 646 and have observed a strange behavior with the following VHDL code: meta_data_ram : altsyncram generic map ( ....... ) port map ( address_a => md_...