Component Editor calculates wrong address size from verilog file

Most simple explanation would be, that your definition isn't used cause it's overlayed by another definition. The other point is that changes could be ignored under certain circumstances in a recompilation. I know from VHDL, that changing a default value in a entity generic definition would not take effect unless you force a recompilation by a change in architecture - or simply deleting the db folder content.