Forum Discussion
Altera_Forum
Honored Contributor
11 years ago --- Quote Start --- Excellent. In VHDL, you can put component definitions in packages and then "use" the package, or you can define a component locally. --- Quote End --- Or instantiate directly from the library, meaning any errors are spotted at the compile stage, not the mapping stage (in larger designs, this can save 10+ minutes).