Compiled Project Fails to Simulate

Hello, I would like to ask for some guidance. This is my first time using Intel Quartus Prime Lite to write FPGA programs. I am trying to create an 8K×9 synchronous FIFO using the IP module directly...