Forum Discussion
remov_b4_flight
New Contributor
New ContributorCompile option not saved (reversed to default)
Quartus std 25.1 / Questa Altrera FPGA Ed. 64 2025.2 My project use systemverilog all designs. launch RTL Simulation/Questa from Quartus , Everytime error happen not treated as designs are systemve...
remov_b4_flightNew Contributor
New ContributorThanks, but that setting has already been configured.
ShengN_altera
Super Contributor
Super ContributorI test my design without problem. Possible provide your design for taking a look?
