Compilation error due to LPDDR5 I/O standard setting

I don't use Altera LPDDR5 IP in Agilex 5 E-series device, just write a Multi-Purpose Command to access the LPDDR5 device. And in the Quartus Pin planner, set the related pins for 0.7V LVSTL and DIFFE...