Forum Discussion
Altera_Forum
Honored Contributor
12 years agoI cant really see any loop here...
the right side you mention is input to the submodule, is it input from top level, or where are they fromI cant really see any loop here...
the right side you mention is input to the submodule, is it input from top level, or where are they from