Altera_ForumHonored Contributor12 years agocombinational loops as latches I got a warning: TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches. I was told this was caused by incomplete output changes corresponding to the input changes. That is, some in...Show More
Altera_ForumHonored Contributor12 years agoAgain, seek solutions for the above problem in this thread... Thanks in advance!
Recent DiscussionsConnection bit order between hierarchyHow to fix Error(23782): Failed to find an expected reportSolvedQuartus 22.1 and 23.1 Synthesis ErrorCould not link 'vsim_auto_compile.dll' error troubleshooting.Failed to run ip-setup-simulation: