Forum Discussion
Altera_Forum
Honored Contributor
12 years agoIt's completely unclear what you are trying to achieve. You are describing asynchronous "memory" by writing data under always @(*). It can be only synthesized as combinational loop with recent Altera FPGA.
There's no significant difference between both examples regarding latch inference.