Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

clock type mismatch in incremental compiles

I have a design that is partitioned, logic-logic locked and subsequently placed and routed successfully. But later when I recompile the design with some changes in a different area of the design, I ...