clock path delay

Hi, I am generating my internal clock from a pll in normal compensating mode. pll is fed by board clock and pll is just used for compensating (i.e. mult = 1, div = 1) I am seeing this in my s...