Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

check the verilog code of ADC on FPGA

hi all when i assign LVDS pins to one IO Bank in altera DE1 CycloneII the value of Vccio for that IO bank changed from 3.3 v to 2.5v what is the reason and which value should i consider for my d...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

--- Quote Start ---

The LVDS buffers need to be powered at 2.5V to operate within the designed specification. So if you have some LVDS pins in a bank, its VCCIO must be 2.5V.

--- Quote End ---

i want to know how analoge signal to digital signal.2.5 v will be 0 and 3.5v ill be 1