Channels vs looped memory accesses

Sean,

Thanks for the clarifications. That makes the "shift register" implementation much clearer. I've also been looking at the tdfir example optimization (http://www.altera.com/support/examples/download/exm_opencl_tdfir_optimization_guide.pdf) slides, which explains this optimization in more detail.

Thanks again BadOmen and sean.settle for your help!