Can't resolve multiple constant drivers?

Aside from multiple drivers, a huge problem you're going to have is your clocking scheme.

You have generated your own clock using logic, and you are clocking other processes with that logic generated clock. In FPGAs, this is a big problem as it can cause all sorts of timing issues. Its much better to generate an enable for registers that are clocked from the source clock.