Cannot the parameters list be empty in SystemVerilog?

Hi All, What's the problem with the following code? pmu# () i_pmu (// Outputs .clk0 (clk_mn), // Inputs .rstn_ext (...