Altera_ForumHonored Contributor14 years agoCan we constrain a fix delay time from pin to several nodes?Hi Dears: As the title, i want to drive a pin to 3 node in my FPGA. Can i set a constrain that the delay time from the pin to these 3 node are same? If can, how to set? Thanks in advance!
Recent DiscussionsFitter stalls on "Advanced Physical Optimization" on Windows 10SolvedProblem with wire level expressions in platform designer quartus pro 25.1Bittware S5PH-Q 14.0 flash issueRealistic values for set_max_skewFailing IO buffer