Can Quartus Prime Platform Designer Verification IP only be used for Intel/Altera designs?

The Intel Quartus Prime Platform Designer contains several verification IP for for AXI bus and also clock and reset BFM. Here is the image: The AXI is also used in Xilinx designs and Micro...