Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Can I create VHDL-defined Dual-Port Dual-Clock ROMs with QuartusII 9.1 for Cyclone II

I have made an NCO which reads ROM memory. I have tried to make it a Dual-Port Dual-Clock ROM to be able to meet the timing, it works fine, however it is synthesized by duplicating the memory, 2 Sing...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Couldn't you just read both samples on the same 140MHz clock and delay one until the next edge of the 280MHz clock?