Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Can EDIF Instantiated Entity be Defined by Subdesign During Compile?

I have an EDIF netlist export of a design which uses parts that do not directly map to Altera primitive functions. Is it possible to build a subdesign with Altera functions that would implement the ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

My goal is to use a MAXII CPLD to emulate an ASIC design.

I am hoping to fill in the "black box" with atoms or WYSIWYG primitives to control as much as possible, how close the synthesis will be to the original design.

In the case of the T-Flip Flop example above, how would I make a "black box" built with WYSIWYG primitives and make it available during compilation to define the entity "TFR"?

If I could understand how to take care of this one part, I believe it would teach a man to fish and feed the rest of his library.

Thanks,

Eric