Camera Link Transmitter Design

Question

Hi sir/madam.I'm designing an camera link logic to transmit   rgb data to through camera link. I stuck with how to generate clock signals for both transmitter side and receiver side. I studied one manual it was saying need to generate two clocks.base pixel clock.lvds bit clock ( i,e base pixel clock *7 /2 )can i get any design references for to solve this problem

engwei_o_intel · Answer

Hi KumarAre you trying to create a LVDS SERDES function in FPGA or clock generation in FPGA?Thanks.Eng Wei

engwei_o_intel · Answer

Hi KumarYou can generate example design through IP Catalog following spec here:https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/archives/ug_altera_lvds-17-0.pdfOr you can search for relevant functional design example here:https://fpgacloud.intel.com/devstore/platform/?search=LVDSThanks.Eng Wei

m_kumar · Answer

Yes sir i'am using serializer in transmitter side and deserializer in receiver side.

m_kumar · Answer

Thank you, i will update result soon.

engwei_o_intel · Answer

Hi Kumar
Since there is no update on this, we will transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

Eng Wei

Forum Discussion

Camera Link Transmitter Design

5 Replies

Recent Discussions

Repeat of a Questa License Issue

Perpetual license Quartus II doesn't allow to build Cyclone V devices anymore.

Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG

Board-Aware Flow autoring

Quartus Eda_Writer keeps crashing