Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

building example kernel aocx files fails for bittware s5phq

I have installed the bittware bsp 14.0 for this board. aocl diagnose works, and finds the board. When I try to build any of the Altera examples, I get these errors:

2014.07.31.14:29:17 Error: add_connection board.kernel_clk2x kernel_system.clock_reset2x: No interface named board.kernel_clk2x.

2014.07.31.14:29:17 Error: add_connection board.kernel_irq kernel_system.kernel_irq: No interface named board.kernel_irq.

2014.07.31.14:29:17 Error: add_connection board.kernel_cra kernel_system.kernel_cra: No interface named board.kernel_cra.

2014.07.31.14:29:17 Error: add_connection board.acl_internal_snoop kernel_system.cc_snoop: No interface named board.acl_internal_snoop.

I note that under 13.1, there was a directory called

C:\altera\13.1\hld\board\s5phq\hardware\s5phq_d8\iface

which is missing in

C:\altera\14.0\hld\board\s5_ref\hardware\s5phq_d8

6 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    I assume I have a misconfiguration somehow, but has anyone gotten these kernels to compile with the bittware board package?

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    Unterhausen,

    It looks like the iface.ipx file in the s5phq_d8 directory isn't the correct one. We're updating the BSP zip file on our developer site now, but you can just take the iface.ipx from any other s5phq_xx folder and replace the one in your D8 folder as they are all the same and only the d8 folder has a bad one.

    Ron
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    I downloaded the new files and hello_world works with the bittware generated kernel. However, when I try to build it myself, it fails to run from the host program

    I had to copy the iface.ipx file from another folder because that problem persists

    --- Quote Start ---

    Using AOCX: hello_world.aocx

    MMD INFO : [acl0] New FPGA design has different periphery from programmed design.

    MMD INFO : AOCX base and CvP periphery hashes differ. Programming will fail in hardware, so aborting.

    MMD INFO : executing "quartus_pgm -c 1 -m jtag -o "P;reprogram_temp.sof@1""

    'quartus_pgm' is not recognized as an internal or external command,

    operable program or batch file.

    'quartus_pgm' is not recognized as an internal or external command,

    operable program or batch file.

    'quartus_pgm' is not recognized as an internal or external command,

    operable program or batch file.

    MMD INFO : Link currently operating at 5 GT/s.

    MMD INFO : Link operating at Gen 2 with 8 lanes.

    MMD INFO : Expected peak bandwidth = 4000 MB/s

    mmd program_device: Board reprogram failed

    --- Quote End ---

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    --- Quote Start ---

    I downloaded the new files and hello_world works with the bittware generated kernel. However, when I try to build it myself, it fails to run from the host program

    I had to copy the iface.ipx file from another folder because that problem persists

    --- Quote End ---

    Looks like you need to set your PATH environment variable : export PATH=$PATH:$ALTERAOCLSDKROOT/bin:"/opt/altera/14.0/quartus/bin" (replace the path to match to your own setup).
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    I was thinking that the path issue wasn't the problem because it gives an error before that, but I'll have to fix the path problem and see

    took me a while to realize that I needed to restart visual studio to get the path changes I had made to come into effect. I fixed that and it still doesn't work. Programming cable is fine, I think the problem is where it decides to abort the process

    --- Quote Start ---

    Querying platform for info:==========================

    CL_PLATFORM_NAME = Altera SDK for OpenCL

    CL_PLATFORM_VENDOR = Altera Corporation

    CL_PLATFORM_VERSION = OpenCL 1.0 Altera SDK for OpenCL, Version 14.0

    Querying device for info:

    ========================

    CL_DEVICE_NAME = s5phq_d8 : S5PHQ

    CL_DEVICE_VENDOR = Bittware Inc

    CL_DEVICE_VENDOR_ID = 4466

    CL_DEVICE_VERSION = OpenCL 1.0 Altera SDK for OpenCL, Version 14.0

    CL_DRIVER_VERSION = 14.0

    CL_DEVICE_ADDRESS_BITS = 64

    CL_DEVICE_AVAILABLE = true

    CL_DEVICE_ENDIAN_LITTLE = true

    CL_DEVICE_GLOBAL_MEM_CACHE_SIZE = 32768

    CL_DEVICE_GLOBAL_MEM_CACHELINE_SIZE = 0

    CL_DEVICE_GLOBAL_MEM_SIZE = 0

    CL_DEVICE_IMAGE_SUPPORT = false

    CL_DEVICE_LOCAL_MEM_SIZE = 16384

    CL_DEVICE_MAX_CLOCK_FREQUENCY = 1000

    CL_DEVICE_MAX_COMPUTE_UNITS = 1

    CL_DEVICE_MAX_CONSTANT_ARGS = 8

    CL_DEVICE_MAX_CONSTANT_BUFFER_SIZE = 2147483648

    CL_DEVICE_MAX_WORK_ITEM_DIMENSIONS = 3

    CL_DEVICE_MAX_WORK_ITEM_DIMENSIONS = 8192

    CL_DEVICE_MIN_DATA_TYPE_ALIGN_SIZE = 1024

    CL_DEVICE_PREFERRED_VECTOR_WIDTH_CHAR = 4

    CL_DEVICE_PREFERRED_VECTOR_WIDTH_SHORT = 2

    CL_DEVICE_PREFERRED_VECTOR_WIDTH_INT = 1

    CL_DEVICE_PREFERRED_VECTOR_WIDTH_LONG = 1

    CL_DEVICE_PREFERRED_VECTOR_WIDTH_FLOAT = 1

    CL_DEVICE_PREFERRED_VECTOR_WIDTH_DOUBLE = 0

    Command queue out of order? = false

    Command queue profiling enabled? = true

    Using AOCX: hello_world.aocx

    MMD INFO : [acl0] New FPGA design has different periphery from programmed design.

    MMD INFO : AOCX base and CvP periphery hashes differ. Programming will fail in hardware, so aborting.

    MMD INFO : executing "quartus_pgm -c 1 -m jtag -o "P;reprogram_temp.sof@1""

    Error (213013): Programming hardware cable not detected

    Error (213013): Programming hardware cable not detected

    Error (213013): Programming hardware cable not detected

    MMD INFO : Link currently operating at 5 GT/s.

    MMD INFO : Link operating at Gen 2 with 8 lanes.

    MMD INFO : Expected peak bandwidth = 4000 MB/s

    mmd program_device: Board reprogram failed

    --- Quote End ---

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    This issue has been resolved in an update BSP available on our developer site.