Both 400G and 200G hard IP usage simultaneously

I am trying to utilize 10 XCVRs inside an F-tile. The FPGA that I am using contains four F-tiles; however, due to some constraints, I am obligated to have all the XCVRs in one F-tile. As the PMA widt...