Altera_ForumHonored Contributor11 years agoBest way to define a clock for TimeQuest analysis I have a logic design for a CPLD where a clock goes out on a device pin, and comes back in on another device pin with a fixed delay (say, 10 ns). How can I best describe the incoming clock to T...Show More
Recent DiscussionsCompilation error due to LPDDR5 I/O standard settingQuartus did not startQuartus Prim Pro: "Fatal Error: Segment Violation, Access Violation"Issues with downloadingError (292014): Can't find valid feature line for core SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10