Best way to code flop w/asynch reset?

Hi - I've lots of experience in Verilog, but am learning VHDL. Question: Is this... process(clk,rst_l) begin if rst_l = '0' then sig <= '0'; elsif rising_e...