Altera_Forum
Honored Contributor
8 years agoBest practice to define bidirectional pin in top level design file with Quartus II?
Being new to Quartus II and still in the phase to build some simple tests
I used the Pin planner to define a bidirectional pin. This resulted in the following top level design file test1_top.v:
module test1_top
(
IO1
);
inout IO1;
endmodule Compiling this leads to the following warning: warning (169064): following 1 pins have no output enable or a gnd or vcc output enable - later changes to this connectivity may change fitting results info (169065): pin io1 has a permanently disabled output enable
Now I added another node 'IO1_OE' (also using pin planner):
module test1_top
(
IO1,
IO1_OE
);
inout IO1;
assign IO1 = (IO1_OE == 0) ? 1'b1 : 1'bZ;
endmodule But now I get the following warning: critical warning (169085): no exact pin location assignment(s) for 1 pins of 2 total pins. for the list of pins please refer to the i/o assignment warnings table in the fitter report. so the final question is: how do i correctly create (and use) a bidirectional pin in the top level module using quartus?