Best approach for creating clock sources please?

If your enable is longer than a single clock cycle, there must be something wrong somewhere.

With the posted code snippets, assuming the 24HMz clock is constant, the some_counter signal should only increment once every 3 clocks.

Are you simulating this design? have you got a testbench? are you tracing back the cause of these "bursts"