basic type conversion STD_LOGIC_VECTOR to INTEGER

Hi, When I set up a new component under QSYS, under "Files" -> "Synthesis Files" I import my file delay_ctrl.vhd; when I run "Analyze Synthesis Files", I obtain the following message: ---...