Avalon Bus Address alignment

Perhaps this helps...

32-Bit Master View of 16-Bit Slave Data:

32-bit Master Address Data with Native Alignment Data with Dynamic Bus Sizing

BASE + 0x0 (word 0) 0×0000:OFFSET[0] OFFSET[1]:OFFSET[0]

BASE + 0x4 (word 1) 0×0000:OFFSET[1] OFFSET[3]:OFFSET[2]

BASE + 0x8 (word 2) 0×0000:OFFSET[2] OFFSET[5]:OFFSET[4]

BASE + 0xC (word 3) 0×0000:OFFSET[3] OFFSET[7]:OFFSET[6]

… ... ...

BASE + 4N (word N) 0×0000:OFFSET[N] OFFSET[2N+1]:OFFSET[2N]

Where OFFSET corresponds to slave address.