Forum Discussion
Altera_Forum
Honored Contributor
13 years agoYou cannot implement memory with wires. Wires in Verilog represent interconnections or bit groupings and do not retain state. To implement memory you must use registers or a memory block instance.