Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

array initialisation

HI, ive been trying to reset an array using the following lines:

type array_t is array (0 to 60) of integer;

signal array_n : array_t:= ((others=> (others=>'0')));

but i get the following error:

Error (10514): VHDL aggregate error at graph_2.vhd(24): can't determine type of aggregate -- found 0 possible types

please somebody help...

Kind Regards

2 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    15 years ago

    Integer isn't a logic_vector, although it's represented by it in synthesis.

    Simply write array_t:=(others=> 0)