Any approach to close clock toggle?

For a design, if I want to reduce power consumption, one approach is pausing the clock toggle for a module which does not need to work in a specific period. In the design, I can use a AND gate whose ...