Forum Discussion
Altera_Forum
Honored Contributor
15 years agoIt looks like for the altpll_reconfig module, the scanclk out is the same signal as the clk input.
I went ahead and built the whole thing and the technology map viewer shows no scanclk output at all. Instead, the signal that drives the clk input also connects to all the places where the RTL code has scanclk going.