Forum Discussion
Hi
Thank you for the answer.
I mean, the output clocks misaligned.
For example, when Plll outputs a,b,c, a,b,c are not aligned each other.
Could I make output clocks aligned ?
Thanks
Hi Minkyo
Sorry for late response. May I know which PLL or fPLL you are using? Are you able to get the exact output freq 12.288Mhz, 3.072Mhz, and 48KHz? If the exact freq isn't available, you the outclk might be misaligned.
Thanks.
Eng Wei
- EngWei_O_Intel5 years ago
Frequent Contributor
Hi Minkyo
Hope you are doing fine. We do not receive any response from you to the previous question that have been asked. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.
Eng Wei