Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

ADPLL using Verilog? Not working!

Guys I am trying to implement ADPLL in verilog using Quartus-II so I can synthesis my model to an FPGA. on the internet (http://www-unix.ecs.umass.edu/%7edjasinsk/adpll.html) I have found this ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

DPLL are used e. g. in USB controller cores, they clearly have an application field. On the other hand, cause a DPLL has a jitter of one input clock period, it isn't usable for a lot of applications and can't replace an analog PLL so far.

Cause I don't know your application, I can't rate if a DPLL is a feasible solution.