Altera_ForumHonored Contributor12 years agoAdd test bench to project at modelsim Hi , i create new project at modelsim and wrote hdl design and there aren't errors . i create test bench file at VHDL and i need to add the file to the project and compile the test bench , H...Show More
Recent DiscussionsReset Release IP for Agilex needs Stratix 10 device files installed!Licensing ‘Know-How’ GuideTiming analysis - long combinational pathInvalid license key (inconsistent authentication code)memory infer