ADC timing constraint problems

We have some issues with what I believe is the timing constraints that we have on the ADC interface on the FPGA. I was wondering if someone could give me a hand and help me with the input (min,max) delay constraints. The ADC is clocking data out on falling edge and the FPGA will latch the data on rising edge. The data is single data rate. The clock rate is 92.16 MHz and Tco is between 0 – 0.6 ns. The tracks are matched to within 0.2 in.

thank you

/Boris