ADC timing constraint problems

We have some issues with what I believe is the timing constraints that we have on the ADC interface on the FPGA. I was wondering if someone could give me a hand and help me with the input (min,max)...