Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

about vhdl code for cic interpolation filter

i am attaching one pdf file based on cic filter.In the bitgrowth section the author has mentioned about the increase in the bits at the output stage .Suppose if i am writing a vhdl code for cic inter...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

You are right, I didn't look thoroughly at the code. In this case, I expect that "undefined" is propagating from din. You'll need to look at the exact waveforms for each register to identify where undefines comes from, ore use a respective trace function in Modelsim.

I also noticed that it's apparently a Xilinx project. This is not the right forum to get help for possible problems with Xilinx tools.