Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

about vhdl code for cic interpolation filter

i am attaching one pdf file based on cic filter.In the bitgrowth section the author has mentioned about the increase in the bits at the output stage .Suppose if i am writing a vhdl code for cic inter...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

--- Quote Start ---

No, that is my own code for bit growth reposted???

I wanted your code(matlab or rtl) that implements the CIC structure

--- Quote End ---

i am attaching the matlab simulink model .Chek the warning messages"overflow occured in sum 2" when you run the model