Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

about vhdl code for cic interpolation filter

i am attaching one pdf file based on cic filter.In the bitgrowth section the author has mentioned about the increase in the bits at the output stage .Suppose if i am writing a vhdl code for cic inter...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

--- Quote Start ---

My guess is that the first integrator will have benefit of interpolation by 8 i.e. you need to insert 7 zeros after every sample before you apply it to the first integrator and hence the gain is reduced.

--- Quote End ---

So can you give the solution for the problem for the overflow in the second integrator stage?