Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

About edge aligned souce synchronous interface

I am watching one of Altera's online tutorial about DDR source synchronous interface. It talked about the edge aligned approach, where as shown in the attachment, the data and clock are sent out w...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Rysc, if I understand correctly, you are saying that we should only

use set_multicycle_path 0 command when the off-chip device has

a negative Tsu?

Or it's that we can still use set_multicycle_path 0 command in other circumstances as long as it yields the same analysis result?