about clock gating

hi all: I have a design on Cycloneiii. I am now trying to implement clock gating to reduce power. design itself: There is a PLL lock the external clk through the pin, and generate a c...