Altera_ForumHonored Contributor16 years agoabout clock gating for multiple blocks Hi : I am now trying to implement clock gating to a large design. There are 15 basic blocks which works almost in serial sequence. I planed to do the clock gating for them individually. T...Show More
Recent DiscussionsConnection bit order between hierarchyFree Licence for Max+PlusIIMAX10 ADC - getting it to simulate in ModelsimFailed to run ip-setup-simulation:Compile option not saved (reversed to default)