Altera_Forum
Honored Contributor
14 years agoabout clock-as-data analysis
Hi,
I am checking clock-as-data analysis descriptions in the 《qts_qii53018 - The Quartus II TimeQuest Timing Analyzer》and then so confused about figure 6-14 and its related descriptions: "In this figure, the inverter feedback path is analyzed during timing analysis. The output of the divider register is used to determine the launch time and the clock port of the register is used to determine the latch time." I think that both launch edge and latch edge should have been from the clock port of the divider register, which however actually conflicts with above. for your convenience, i post related sections here as attached. anybody can explain more details? looking forward to your help. thanks. BR, Fisher Cheng