about clock-as-data analysis

For the clock divider, they didn't explicitly mention that there is a generated clock on the /2 register. The Launch Clock they're showing is this generated clock, which is treated like a data path to itself. The Latch Clock is the main clock feeding the /2 register. So all the waveforms are for analysis of the feedback path, not the path to the downstream register.