about clock-as-data analysis

No, the /2 clock comes out of the .q of the register, but the register actually latches it in on what drives the .clk, which is the /1. So the "clock is data" on both edges of the output clock, but the latch clock only clocks it in on its rising edge(which all happen to coincide in this example).