Forum Discussion
Altera_Forum
Honored Contributor
11 years agoAfter loading the FPGA from the serial prom (the new image that we just programmed and verified), you should still be able to verify that the data file in the system still matches what has been programmed into the serial prom. We are programming using a .jic file, not an sof.