Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

4 Bit Up-Counter

I'm new to VHDL and digital design and am designing a simple counter which counts from 0 to 15. Currently I am using four toggle flip flops that will toggle when all lower-odder bits are '1'. The b...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

the latch errors occur because you have an asynchronous process where outputs are not assigned a value in all cases. To avoid latches you need to ensure t5, t6 and t7 are assigned a value in ALL cases.