Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

32-to-1 multiplexer VHDL CODE Simplification

Hello! This is a code from a program and I was wondering if there was a way to simplify it with a for loop? Thank you for your help! library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_A...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

A 32:1 mux will have a long combinatorial path through it. Depending on your application, the mux could be pipelined, eg., look at post# 5 in this thread:

http://www.alteraforum.com/forum/showthread.php?t=41601

It has an example of a generic pipelined multiplexer.

You can see the way for-loops can be used in the example.

Cheers,

Dave